Design Verfication Engineer

London, ENG, GB, United Kingdom

Job Description

Key Responsibilities:

Define and execute comprehensive verification plans based on design specifications and architecture. Develop and maintain UVM-based testbenches and environments. Write, simulate, and debug testcases using SystemVerilog. Perform block-level and subsystem-level verification, ensuring alignment with functional and performance targets. Run regression tests, analyse coverage reports, and identify design bugs. Collaborate with RTL designers, integration engineers, and system architects to ensure high-quality deliverables. Support gate-level simulations, formal verification, and other advanced verification methodologies.

Skills:



1. SOC Verification Experience on ARM Ecosystem

2. PCIE Experience and also PCIE-VIP usage experience

3. GLS working experience

4. Proficient in C/System Verilog and UVM

5. Working knowledge of GIT

6. Soft skill - Good Communication and willingness to learn

Job Type: Part-time

Pay: 80.00-90.00 per hour

Expected hours: 40 per week

Beware of fraud agents! do not pay money to get a job

MNCJobs.co.uk will not be responsible for any payment made to a third-party. All Terms of Use are applicable.


Related Jobs

Job Detail

  • Job Id
    JD3502226
  • Industry
    Not mentioned
  • Total Positions
    1
  • Job Type:
    Part Time
  • Salary:
    Not mentioned
  • Employment Status
    Permanent
  • Job Location
    London, ENG, GB, United Kingdom
  • Education
    Not mentioned