Key Responsibilities:
Define and execute comprehensive verification plans based on design specifications and architecture.
Develop and maintain UVM-based testbenches and environments.
Write, simulate, and debug testcases using SystemVerilog.
Perform block-level and subsystem-level verification, ensuring alignment with functional and performance targets.
Run regression tests, analyse coverage reports, and identify design bugs.
Collaborate with RTL designers, integration engineers, and system architects to ensure high-quality deliverables.
Support gate-level simulations, formal verification, and other advanced verification methodologies.
MNCJobs.co.uk will not be responsible for any payment made to a third-party. All Terms of Use are applicable.